

Boolean Differential Calculus Applied in Logic Testing

Ion I. Bucur, Monica Drăgoicea, Nicolae Constantin

University “Politehnica” of Bucharest

Faculty of Control and Computers

313 Splaiul Independentei, 060042-Bucharest, Romania

E-mail: bucurb@cs.pub.ro

Abstract: The advent of deep-submicron (DSM) designs has created new difficulties in clock skew and power delivery, while the latest nanometer technologies have demonstrated that defects are located predominantly in routing. Inductive fault analysis of actual circuits suggests that bridging faults account for thirty to fifty percent of all faults. Other studies also show that most silicon defects exhibit bridging fault behaviour and test strategies that use simple fault model, such as single stuck-at, do not satisfy the growing test quality requirements. Boolean differential calculus applied for such faults, used both for design and testability, is still a new and emerging area. Undetectable bridging faults belong to hard to detect faults class and can invalidate several sets of tests designed for classical stuck-at faults. This work is using Boolean differential calculus in order to obtain relations of internal chip lines for undetectable bridging faults..

Keywords: bridge defects, bridging fault models, resistive bridging faults, fault simulation, undetectable bridging faults, multiple bridging faults, stuck-at faults, induced wired-AND, induced wired-OR, nMOS circuits, TTL, Boolean differential calculus, exclusive-disjunctive expansion, discrete Taylor expansion.

Ion I. Bucur, graduated in “Computer Science and Engineering” from University “Politehnica” of Bucharest (Romania) in 1975, and the Ph.D. degree in “Computer Science and Engineering” from University “Politehnica” of Bucharest (Romania) in 1999. In 1982 he received an MSc degree in Mathematics from University of Bucharest. His current research interests include advanced logic synthesis and testing, software architectures, and advanced database administration. He is the author of more than 70 papers in computer engineering area. Mr. Bucur is a member of IEEE Computer, ACM and SRAIT - the Romanian Society of Automatic Control and Technical Informatics.

Monica Dragoicea received her Bachelor degree in “Control Systems and Computer Science” from University “Politehnica” of Bucharest (Romania) in 1993, and the Ph.D. degree in “Automatic Control” from University “Politehnica” of Bucharest (Romania) in 2000. Since 1993 she has been a faculty member with the Faculty of Automatic Control and Computers of University “Politehnica” of Bucharest, and became Associate Professor in 2005. In 1999 she received a MSc degree in “Engineering Management” from Oakland University, Michigan, USA and Vienna Technical University. Her current research interests include real-time application design and real-time control systems, artificial neural networks, mobile robotics and multi-agent systems, and intelligent transportation systems. Ms. Dragoicea is a member of SRAIT - the Romanian Society of Automatic Control and Technical Informatics.

Nicolae Constantin was born in Ploiesti, Romania on 17th Nov., 1963. He received the MSc degree in Control Systems and Computer Science from Polytechnical Institute of Bucharest, in 1988. In 1997 he received PhD degree in Control Systems at University Politehnica of Bucharest. Since 2004 he has been Professor at the Automatic Control and Systems Engineering Dept. at University Politehnica of Bucharest. His current research interests include adaptive control, robust control, hybrid intelligent techniques for nonlinear control. He is the author of more than 50 papers in Control Engineering area. Mr. Constantin is a member of SRAIT - the Romanian Society of Automatic Control and Technical Informatics.

1. Introduction

A key goal in manufacturing test is to maximize the quality of parts delivered to customers — ideally, shipping zero defective parts while reducing the cost of testing those parts. The purpose of testing is to develop confidence that a design or its specific implementation is functioning correctly or to identify the location and nature of the fault(s) within it (diagnosis). Because the numbers, types and locations of possible faults are huge, it is practical impossible that testing can guarantee a perfect design.

Many different faults, as types and/or locations, show similar symptoms involving that one test pattern could detect all of them. It makes facts more tractable but actual testing complexity is still very large. It was observed that some faults are more probable than others so a test for the most frequent faults will produce higher confidence (but not sureness) in the perfection of the design.

The advent of deep-submicron (DSM) designs has created new difficulty in clock skew and power delivery, while the latest nanometer technologies have demonstrated that defects are located predominantly in routing [1]. Inductive fault analysis of actual circuits suggests that bridging faults account for thirty to fifty percent of all faults [2]. Other studies also show that most silicon defects exhibit bridging fault behaviour and test strategies that use simple fault model, such as single stuck-at, do not satisfy the growing test quality requirements [3, and 4].

Test strategies that are using simple fault model, such as the single stuck-at model, are not satisfying growing test quality requirements. Other test approaches, such as delay and I_{DDQ} testing, are increasingly used for manufacturing testing of integrated circuits. A number of papers are showing that each such test

policy detects some sole defects [5, and 6]. Although, I_{DDQ} testing has been successfully used for detection of shorts for a long time, the efficiency of this method in complex deep sub-micron circuits has recently become questionable. Consequently, a significant part of the testing must rely on other approaches such as voltage and delay testing.

In [7] is investigated a characterization of hard-to-detect bridging faults. For circuits with large numbers of lines (or nodes), this characterization can be used in selecting target faults for test generation when it is impractical to target all the bridging faults (or all the realistic bridging faults). Pomeranz et al., [7], demonstrate that the faults selected based on the proposed characterization are indeed hard-to-detect by showing that the fault coverage of a given test set with respect to this subset is lower and more sensitive to the test set than the fault coverage obtained with respect to a random subset of the same size, with respect to the complete set of faults, and when possible, with respect to a subset of realistic bridging faults of the same size. Authors of [7] also demonstrated that a test set for the selected subset of faults detects other faults more effectively than when a test set is derived for a randomly selected subset of faults of the same size.

An efficient algorithm is presented in [8] for identification of bridges between two lines in combinational CMOS logic, such narrowing down the two-line bridge candidates based on tester responses for voltage tests. Due to the implicit enumeration of bridge sites, no layout extraction or precomputed stuck-at fault dictionaries are required. The bridge identification is easily refined using additional test pattern results when necessary. Vogels et al., [8], did present results for benchmark circuits and four common fault models (dominant, composite, wired-AND, and wired-OR), evaluating the diagnosis against other possible fault types, and summarizing the quality of their results.

Lechner et al., [9], discuss the significance of fault simulation techniques to investigate pragmatic circuit malfunction modes and test requirements. It is revealed for an ADC goal design that hard faults frequently cause minor rather than disastrous failure; hence have to be subject to test. In [10], Engelke et al. introduced the concept of a multiple-valued logic simulator that is able to more accurately determine the possible behaviour of a circuit in the presence of a bridging fault. However, this approach needs user defined mapping of a range of voltages to a logic value and the simulator takes care of certain voltages more closely than common bridge fault simulators that map all voltages to either logic 1 or 0.

Bridging faults are hard to be studied at circuit's logic level because most of the information about circuit's layout and interconnects are missing [3, 8, and 9]. This information is available only after the technologically mapping and when all modules are placed and routed. For the past three decades, researchers have used the *stuck-at* fault model to represent faults in digital circuits. The stuck-at fault model has been used satisfactory to model faults in *Transistor-Transistor-Logic* (TTL) and *n-channel Metal-Oxide-Semiconductor* (nMOS) circuits.

Most of the testing technology is still using traditionally developed tests using *stuck-at* model, because complete tests for this model are detecting most of the physical faults. However, bridging faults and other typical physical faults occurring on DSM circuits are hard to be modelled using *stuck at* concept.

Among the bridging faults, the undetectable ones are still more difficult to test, for obvious reasons, but their invalidating effect on complete sets of tests designed for stuck-at faults is making them separate target [11, and 12]. Undetectable faults are, generally, due to re-convergent fan-out and redundant logic. Hazard-free multiplexers, as an example, have undetectable faults due to re-convergent fanout and redundancy. Bridging input lines of an AND gate, in TTL technology, is equivalent of a wired-AND gate. Such a bridging fault is undetectable. If all possible bridging faults between any only two nodes are considered, for P nodes the number of bridging faults will be $P^2 - P$ (either model) [13, and 14]. In practice, only the adjacent or overlapping wires in the circuit layout need to be considered.

This paper will focus on the analysis of undetectable bridging faults, introducing accurate relationship between functions carried on p lines connected through a wired-OR or wired-AND bridging fault.

2. Bridging Fault Model

There are three advanced, deterministic fault models for DSM defect testing: the bridging fault model, the path-delay fault model the transition fault model, and the transition fault model [1].

The bridging fault model, assumes that two or more wires are connected, but not intended to, by a resistive short line between them, which could be caused by a piece of metal from the sputtering process (Figure 1). For a shorted line w , one have to distinguish between the value one could actually observe on w and the value of w as determined by its source element; the latter is called *driven value*. Bridging faults models [15] are capturing device faults caused by short between circuit connections. In [15] there are

presented three bridging fault models valid for different CMOS technologies.

These models are partitioned into a general framework, shared by all three models, and a technology-specific part. The first model is based on Shockley equations and is valid for conventional but not deep submicron CMOS. The second model is obtained by fitting SPICE data. The third resistive bridging fault model uses Berkeley Predictive Technology Model and BSIM4. This third resistive bridging fault model is valid for CMOS technologies with feature sizes of 90nm and below, accurately describing non-trivial electrical behaviour in those technologies. Polian *et al.*, [15], did obtain experimental results for ISCAS circuits showing that the test patterns obtained for the Shockley model are still valid for the Fitted model, but lead to coverage loss under the Predictive model.




Figure 1. Bridging fault becomes active when two or more nets connected by a resistive short line between them are driven to opposite values

For most manufacturing processes, one could appreciate that defects between metal lines are the most plausible fault mechanism. Efficient and accurate bridging fault modelling is essential for reducing test costs and enhancing quality of generated test patterns.

There are two current models for wires shorted together:

- Wired-AND/Wired-OR fault model. Several classic studies suppose that bridging faults are pure-short defects, involving that bridge resistance is low or negligible.
- Dominant fault model. Bridging faults in CMOS technology require more complicated models. Whereas the stuck-at fault model assumes that a cell input or output is always tied to a fixed value, this bridging fault model assumes that one gate will dominate the value driven on the other net via the electrical path through the resistive short. If one net dominates, then the other may have an incorrect logic value at one or more of its fanouts.

Figure 2 shows a general model of a bridging fault between two lines w and t , inducing a wired-function [13]. Such bridging fault is noted by (w, t) and the function introduced by the bridging fault is noted by $Z(w, t)$. The fanout of Z is the union of the fanouts of the shorted signals. Note that the values of w and t in this model are their driven values but these are not observable in the circuit.




Figure 2. Bridging fault model inducing a wired-function

Induced wired-function Z has the property that $Z(a, a) = a$. What happens when x and y have opposite values value of Z depends only on the technology. For example, in CMOS the value of $Z(a, a')$ is, in general, non-determinate but in many technologies (such as TTL or ECL), when two shorted lines have opposite driven values, one value (the strong one) overrides the other. If $c \in \{0, 1\}$ is the strong value, then $Z(0, 1) = Z(1, 0) = c$, and the function introduced by the bridging fault is AND if $c = 0$ and OR if $c = 1$.

If there exists (at least) one path between x and y , then bridging fault (x, y) creates one or more feedback loops. Such a fault is referred to as a *feedback bridging fault*. A bridging fault that does not create feedback is referred to as a *non-feedback bridging fault*. A feedback bridging fault transforms a combinational circuit into a sequential one. Moreover, if feedback loop involves an odd number of

inversions, the circuit may oscillate. If the delay along the loop is small, the resulting oscillations have high frequency and may cause the affected signals to assume indeterminate logic values [13, and 14].

The multiple bridging fault models represents shorts involving more than two signal lines. A multiple bridging fault with $p > 2$ shorted lines can be modelled as being composed of $p-1$ bridging faults between two lines. Multiple bridging faults among lines r , s and t , as an example, could be represented by the bridging faults (r, s) and (s, t) .

This model assumes that only one group of lines are shorted. Masking relations may occur among the components of a multiple bridging fault [15], but most multiple bridging faults are detected by the tests designed to detect their component bridging faults. The number of feasible bridging faults is potentially larger than the number of single stuck-at faults in the same circuit.

Stuck-at faults can be reduced, for testing but not for diagnosis, using functional (structural) equivalence and dominance relations. For bridging faults such similar collapsing techniques are not yet developed.

3. Boolean Differential Characterization of Undetectable Bridging Faults

The concept of Boolean difference, as developed by J.P. Deschamps, M. Davio and G. Bioul [16], was introduced by Reed [17], and has been thoroughly investigated in papers due to A. Thayse and M. Davio [18], A. Thayse [19, and 20], etc. In these papers, various differential operators are introduced and described in connection with their application to switching functions.

The Boolean differential calculus used here, in this paper, encompasses and generalizes the algebraic concepts introduced by these authors; it is considered here as a general method of analysis of an arbitrary Boolean function, and, as such, it could be applied to any classical switching problem. However, this representation tool seems particularly well suited for specific problems such as, for example, the diagnosis of switching circuits.

The following two propositions [21] describe dependencies of p internal functions of scalar function f and involved in bridging fault inducing wired-AND, and respectively wired-OR.

Identifying internal line circuit being able to make up undetectable bridging faults help to avoid having such lines close enough in the local circuit layout.

Proposition 1. Let $l_{i_0}, l_{i_1}, \dots, l_{i_{p-1}}$ be p lines in a combinational circuit C implementing the scalar function f , and let us note with $y_{i_0}, y_{i_1}, \dots, y_{i_{p-1}}$ local functions of these p lines. Then, a bridging fault inducing a wired AND between lines $l_{i_0}, l_{i_1}, \dots, l_{i_{p-1}}$ is undetectable in C , if and only if:

$$\left(\bigoplus_{1 \leq j \leq 2^p - 2} (f(\mathbf{x}, \mathbf{j}) \oplus f(\mathbf{x}, 0)) \cdot \mathbf{y}^{(j)} \right) = 0 \quad (1)$$

Where it was noted with $f(\mathbf{x}, \mathbf{y})$ same function f but depending explicitly on both of primary variables \mathbf{x} and internal variables \mathbf{y} , these internal variables being noted: $\mathbf{y} = (y_{i_0}, y_{i_1}, \dots, y_{i_{p-1}})$.

Proof: It's obvious that wired AND between lines $l_{i_0}, l_{i_1}, \dots, l_{i_{p-1}}$ introduces new function in network C .

Let $z = y_{i_0} y_{i_1} \dots y_{i_{p-1}}$ be this wired-AND. It could be remarked that faulty function f^* has now this form:

$$f^*(\mathbf{x}, y_{i_0} = z, y_{i_1} = z, \dots, y_{i_{p-1}} = z) = f^*(\mathbf{x}, z).$$

One can start the proof considering exclusive-disjunctive expansion of f [18]:

$$f(\mathbf{x}, \mathbf{y}) = \bigoplus_{0 \leq j \leq 2^p - 1} (f(\mathbf{x}, \mathbf{j}) \cdot \mathbf{y}^{(j)}) \quad (2)$$

Outlining first term in above sum:

$$f(\mathbf{x}, \mathbf{y}) = \left(\bigoplus_{0 \leq j \leq 2^p - 1} (f(\mathbf{x}, \mathbf{j}) \cdot \mathbf{y}^{(j)}) \right) \oplus f(\mathbf{x}, 0) \oplus f(\mathbf{x}, 0) \quad (3)$$

And using identity:

$$\bigoplus_{0 \leq j \leq 2^p - 1} \mathbf{y}^{(j)} = 1$$

the previous expression becomes:

$$f(\mathbf{x}, \mathbf{y}) = \left(\bigoplus_{0 \leq j \leq 2^p - 1} (f(\mathbf{x}, \mathbf{j}) \cdot \mathbf{y}^{(j)}) \right) \oplus f(\mathbf{x}, 0) \cdot \left(\bigoplus_{0 \leq j \leq 2^p - 1} \mathbf{y}^{(j)} \right) \oplus f(\mathbf{x}, 0) \quad (4)$$

Factoring term $\mathbf{y}^{(j)}$ in (4), one can obtain:

$$f(\mathbf{x}, \mathbf{y}) = \left(\bigoplus_{0 \leq j \leq 2^p - 1} (f(\mathbf{x}, \mathbf{j}) \oplus f(\mathbf{x}, 0)) \cdot \mathbf{y}^{(j)} \right) \oplus f(\mathbf{x}, 0) \quad (5)$$

Outlining last term in ring sum of (5):

$$f(\mathbf{x}, \mathbf{y}) = \left(\bigoplus_{1 \leq j \leq 2^p - 2} (f(\mathbf{x}, \mathbf{j}) \oplus f(\mathbf{x}, 0)) \cdot \mathbf{y}^{(j)} \right) \oplus f(\mathbf{x}, 0) \oplus \left(f(\mathbf{x}, 2^p - 1) \oplus f(\mathbf{x}, 0) \right) \mathbf{y}^{2^p - 1} \quad (6)$$

Making obvious substitutions and re-arranging terms in (6), it becomes

$$f(\mathbf{x}, \mathbf{y}) = \left(\bigoplus_{1 \leq j \leq 2^p - 2} (f(\mathbf{x}, \mathbf{j}) \oplus f(\mathbf{x}, 0)) \cdot \mathbf{y}^{(j)} \right) \oplus f(\mathbf{x}, 0, 0, \dots, 0) \oplus \left(f(\mathbf{x}, 1, 1, \dots, 1) \oplus f(\mathbf{x}, 0, 0, \dots, 0) \right) \cdot y_{i_0} \cdot y_{i_1} \cdots y_{i_{p-1}} \quad (7)$$

Using previously introduced notation $z = y_{i_0} \cdot y_{i_1} \cdots y_{i_{p-1}}$, relation (7) could be re-written:

$$f(\mathbf{x}, \mathbf{y}) = \left(\bigoplus_{1 \leq j \leq 2^p - 2} (f(\mathbf{x}, \mathbf{j}) \oplus f(\mathbf{x}, 0)) \cdot \mathbf{y}^{(j)} \right) \oplus f(\mathbf{x}, 0, 0, \dots, 0) \oplus \left(f(\mathbf{x}, 1, 1, \dots, 1) \oplus f(\mathbf{x}, 0, 0, \dots, 0) \right) \cdot z \quad (8)$$

If bridging fault between lines $l_{i_0}, l_{i_1}, \dots, l_{i_{p-1}}$, equivalent of a wired-AND, is undetectable then, this identity, linking faulty function f^* and f , hold:

$$f(\mathbf{x}, \mathbf{y}) = f^*(\mathbf{x}, \mathbf{y} = (z \cdot z \cdots z)) = f^*(\mathbf{x}, z \cdot z \cdots z) = f^*(\mathbf{x}, z) \quad (9)$$

Making discrete Taylor expansion [19] for $f^*(\mathbf{x}, z)$, in $z = 0$:

$$f^*(\mathbf{x}, z) = f^*(\mathbf{x}, 0) \oplus \frac{df^*(\mathbf{x}, z)}{dz} \cdot z \quad (10)$$

And, yet using discrete derivative definition [16]:

$$f^*(\mathbf{x}, z) = f^*(\mathbf{x}, 0) \oplus (f(\mathbf{x}, 1) \oplus f(\mathbf{x}, 0)) \cdot z \quad (11)$$

Considering (8) and (10), and tacking in account that bridging fault is undetectable, it results:

$$\left(\bigoplus_{1 \leq j \leq 2^p - 2} (f(\mathbf{x}, \mathbf{j}) \oplus f(\mathbf{x}, 0)) \cdot \mathbf{y}^{(j)} \right) = 0$$

And it finishes proof of the *if* part of **Proposition 1**.

If (1) is true, then it results that:

$$f(\mathbf{x}, \mathbf{y}) = f(\mathbf{x}, 0, \dots, 0) \oplus (f(\mathbf{x}, 1, \dots, 1) \oplus f(\mathbf{x}, 0, \dots, 0)) y_{i_0} y_{i_1} \cdots y_{i_{p-1}} \quad (12)$$

And using notation $z = y_{i_0} \cdot y_{i_1} \cdots y_{i_{p-1}}$, one can deduce that $f(\mathbf{x}, \mathbf{y}) = f^*(\mathbf{x}, z)$, *i.e.* bridging fault inducing a wired-AND, between lines $l_{i_0}, l_{i_1}, \dots, l_{i_{p-1}}$, is undetectable. It finishes up second part (*only if*) of the proof.

Considering $p = 2$, then (1) becomes:

$$\begin{aligned} & (f(\mathbf{x}, y_{i_1} = 1, y_{i_0} = 0) \oplus f(\mathbf{x}, y_{i_1} = 0, y_{i_0} = 0)) \cdot y_{i_1} \cdot y_{i_0}' \oplus \\ & \oplus (f(\mathbf{x}, y_{i_1} = 0, y_{i_0} = 1) \oplus f(\mathbf{x}, y_{i_1} = 0, y_{i_0} = 0)) \cdot y_{i_1}' \cdot y_{i_0} = 0. \end{aligned} \quad (13)$$

Using discrete derivative definition [16] one could write (13) as follows:

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \Big|_{y_{i_0}=0} \cdot y_{i_1}' \cdot y_{i_0}' \oplus \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \Big|_{y_{i_1}=0} \cdot y_{i_1}' \cdot y_{i_0}' = 0. \quad (14)$$

It's obvious that $\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}}$ depends only on \mathbf{x} and y_{i_1} , and $\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}}$ depends only on \mathbf{x} and y_{i_0} .

Using an exclusive-disjunctive expansion one can obtain for both derivatives:

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} = \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \Big|_{y_{i_1}=0} \cdot y_{i_1}' \oplus \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \Big|_{y_{i_1}=1} \cdot y_{i_1}' \quad (15)$$

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} = \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \Big|_{y_{i_0}=0} \cdot y_{i_0}' \oplus \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \Big|_{y_{i_0}=1} \cdot y_{i_0}' \quad (16)$$

Multiplying (15) and (16) with $y_{i_1}' y_{i_0}'$ and $y_{i_1}' y_{i_0}'$, respectively one get:

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \cdot y_{i_1}' y_{i_0}' = \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \Big|_{y_{i_1}=0} \cdot y_{i_1}' y_{i_0}' \quad (17)$$

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \cdot y_{i_1}' y_{i_0}' = \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \Big|_{y_{i_0}=0} \cdot y_{i_1}' y_{i_0}' \quad (18)$$

This way relation (14) is rewritten:

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} y_{i_1}' y_{i_0}' \oplus \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} y_{i_1}' y_{i_0}' = 0. \quad (19)$$

or, using exclusive-or properties:

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} y_{i_1}' y_{i_0}' = \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} y_{i_1}' y_{i_0}' \quad (20)$$

For $p = 2$ relation (20) represents *necessary and sufficient* conditions of bridging fault undetectable when bridging fault, inducing an equivalent wired-AND, occurs only between *two internal lines* in circuit C . Similar conditions holds for bridging fault, inducing wired-OR, between p internal lines [21] in combinational circuit C :

Proposition 2. Let $l_{i_0}, l_{i_1}, \dots, l_{i_{p-1}}$ be p lines in a combinational circuit C implementing scalar function f and let note with $y_{i_0}, y_{i_1}, \dots, y_{i_{p-1}}$ locale functions of these p lines. Then, a bridging fault inducing a wired OR between lines $l_{i_0}, l_{i_1}, \dots, l_{i_{p-1}}$ is undetectable in C , if:

$$\left(\bigoplus_{1 \leq j \leq 2^p - 2} (f(\mathbf{x}, \mathbf{j}) \oplus f(\mathbf{x}, \mathbf{I})) \mathbf{y}^{(j)} \right) = 0 \quad (21)$$

where it was noted with $f(\mathbf{x}, \mathbf{y})$ function f depending both of primary variables \mathbf{x} and internal variables $\mathbf{y} = (y_{i_0}, y_{i_1}, \dots, y_{i_{p-1}})$.

Considering $p = 2$, in (21), then it is expanded as follows:

$$\begin{aligned} & (f(\mathbf{x}, y_{i_1} = 0, y_{i_0} = 1) \oplus f(\mathbf{x}, y_{i_1} = 1, y_{i_0} = 1)) \cdot y_{i_1}' \cdot y_{i_0}' \oplus \\ & (f(\mathbf{x}, y_{i_1} = 1, y_{i_0} = 0) \oplus f(\mathbf{x}, y_{i_1} = 1, y_{i_0} = 1)) \cdot y_{i_1}' \cdot y_{i_0}' = 0 \end{aligned} \quad (22)$$

Using Boolean derivative definition, expression (22) becomes:

$$\left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \right|_{y_{i_0}=1} \cdot y_{i_1}' \cdot y_{i_0} \oplus \left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \right|_{y_{i_1}=1} \cdot y_{i_1}' \cdot y_{i_0}' = 0. \quad (23)$$

remarking that:

- expression $\left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \right|_{y_{i_1}=1}$ depends on \mathbf{x} and y_{i_1} , and
- expression $\left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \right|_{y_{i_0}=1}$ depends on \mathbf{x} and y_{i_0} .

Making Taylor expansion for both expressions, it results:

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} = \left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \right|_{y_{i_1}=0} \cdot y_{i_1}' \oplus \left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \right|_{y_{i_1}=1} \cdot y_{i_1} \quad (24)$$

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} = \left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \right|_{y_{i_0}=0} \cdot y_{i_0}' \oplus \left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \right|_{y_{i_0}=1} \cdot y_{i_0} \quad (25)$$

Multiplying (24) and (25) with $y_{i_1}' \cdot y_{i_0}$ and, respectively, with $y_{i_1} \cdot y_{i_0}'$ it yields:

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \cdot y_{i_1}' \cdot y_{i_0} = \left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \right|_{y_{i_1}=1} \cdot y_{i_1}' \cdot y_{i_0}' \quad (26)$$

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \cdot y_{i_1}' \cdot y_{i_0} = \left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \right|_{y_{i_0}=1} \cdot y_{i_1}' \cdot y_{i_0} \quad (27)$$

This way expression (22) becomes:

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \cdot y_{i_1}' \cdot y_{i_0}' \oplus \left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \right|_{y_{i_0}=1} \cdot y_{i_1}' \cdot y_{i_0} = 0. \quad (28)$$

Equivalent to:

$$\frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_0}} \cdot y_{i_1}' \cdot y_{i_0}' = \left. \frac{df(\mathbf{x}, \mathbf{y})}{dy_{i_1}} \right|_{y_{i_0}=1} \cdot y_{i_1}' \cdot y_{i_0}. \quad (29)$$

4. Conclusions

Expressions (20) and (29) derived from (1) and respectively (21) are same as formulas suggested in [11] by K.L. Kodandapani and D.K. Pradhan, but presented without proofs. It makes both **Proposition 1** and **Proposition 2** generalizations [21] of formulas in [11]. This analytical tool will be continued with application intended to efficiently compute expressions involved in it. Known methods are suitable for low complexity bridging faults (low value of parameter p). Real situations however are involving bridging faults between arbitrary numbers of lines.

Performances of such application will make it usable for analysis in practical and manufacturing situations. Using and developing algorithms called pseudo canonical expansions having at most as many terms as the best canonical ones [21, and 22], make calculus of expressions (1) and (21) feasible for more than 20 variables. Undetectable bridging faults, once detected, may require special design modifications including circuits partitioning [23, and 24] and circuit layout.

Other way of extending this tool will consider different type of circuits including CMOS. Modelling physical faults involves closer relationship with semiconductor processes and appropriate statistics, and behaviour of such faults, but is not limited to them.

REFERENCES

1. MATTIUZZO, R. et al., DSM fault models, <http://www.reed-electronics.com/tmworld/article/CA489463?ref=nbcs>.
2. SHEN, J.P. et al., **Inductive Fault Analysis of MOS Integrated Circuits**, IEEE Design and Test Computers, 1985, December 1985, 2(6):13-26.
3. LAVO, D.B. et al., **Bridging Fault Diagnosis in the Absence of Physical Information**, Proceedings of the IEEE International Test Conference, IEEE, 1997, 887-893.
4. SAXENA, J. et al., **On Applying Non-Classical Defect Models to Automated Diagnosis**, Proceedings of International Test Conference 1998, 748-757.
5. ISERN, E. et al., **Analysis of IDDQ Detectable Bridges in Combinational CMOS Circuits**, Proceedings of the 12th IEEE VLSI Test Symposium, 1984, April 1994, 368-373.
6. LAVO, D.B., **Comprehensive Fault Diagnosis of Combinational Circuits**, PHD dissertation, University of California Santa Cruz, September 2002.
7. POMERANZ, I. et al., **On the Characterization of Hard-to-Detect Bridging Faults**, Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'03), 2003, 11012-11019.
8. VOGELS, T.J. et al., **Progressive Bridge Identification**, Proceedings of the ITC'03 International Test Conference, 2003, 309-318.
9. LECHNER, A. et al., **Short Circuit Faults in State-Of-The-Art ADCs - Are They Hard or Soft?**, Proceedings of the 10th Asian Test Symposium (ATS'01), Kyoto, Japan, 2001, 19-21 November 2001, 417-422.
10. ENGELKE, P. et al., **A Parameterizable Fault Simulator for Bridging Faults**, Proceedings of the 5th IEEE European Test Workshop (ETW'00), 2000, 63 – 68.
11. KODANDAPANI, K.L. et al., **Undetectability of Bridging Faults and validity of Stuck-at Fault Test Sets**, IEEE Transactions on Computers, January 1980, C-29(1):55-9.
12. BUCUR, I., **Contributions Concerning the Characterization of Undetectable Faults of Short Circuit Type in Combinational Digital Circuits**, in Economic Computation and Economic Cybernetics and Research, XXI(4), 1986.
13. ABRAMOVICI, M. et al., **Digital System Testing and Testable Design**, Wiley-IEEE Press, September 1994.
14. MILLMAN, S.D. et al., **Diagnosing CMOS Bridging Faults with Stuck-at Fault Dictionaries**, Proceedings of the 5th IEEE European Test Workshop (ETW'00), 2000, 63 – 68.
15. POLIAN, I. et al., **Resistive Bridge Fault Model Evolution from Conventional to Ultra Deep Submicron Technologies**, Proceedings of the 23rd IEEE VLSI Test Symposium, (VTS'05), 2005, 343-348.
16. BIOUL, G. et al., **Minimization of Boolean Functions**, Philips Research Reports, 28(816): 17-36, 1973.
17. REED, I.S., **Boolean Difference Calculus and Fault Finding**, SIAM Journal of Applied Mathematics, January 1973, 24(1):134-143.
18. THAYSE, A., **Boolean Differential Calculus and Its Application to Switching Theory**, IEEE Transaction on Computers, April 1973, C-22(4):409-420.
19. THAYSE, A., **On Some Iteration properties of Boolean Functions**, Philips Research Reports, 1973, 28(823):107-119.
20. THAYSE, A., **Disjunctive and Conjunctive Operators for Boolean Functions**, Philips Research Reports, 1973, 28(823):1-16.
21. BUCUR, I., **Analiza și sinteza subsistemelor numerice cu comportament optimal**, PhD Thesis, University "Politehnica" of Bucharest, February 1999.
22. DAVIO, M., **Ring-Sum Expansions of Boolean Functions**, Proceedings of the Symposium on Computers and Automata, Polytechnic Institute of Brooklyn, 1971, April 13-15, 411- 418.
23. BUCUR, I., **Undetectable Bridging Faults in Combinational Circuits**, Proceedings of the 15th International Conference on Control Systems and Computer Science, CSCS-15, May 25-27, 2005, Romania, Bucharest. 762-767, ISBN: 973-8449-89-8.
24. BUCUR, I., **Partitioning Combinational Circuits**, Proceedings of the 15th International Conference on Control Systems and Computer Science, CSCS-15, May 25-27, 2005, Romania, Bucharest. 768-773, ISBN: 973-8449-89-8.